

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L3	1271	703/14	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/16 16:18
L4	653	703/14 and verif\$7	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/16 16:19
S13	2	((BIST and core) and switch).ab.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/16 16:15
S14	862	((BIST and core) and switch)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/16 11:50
S15	68	(BIST and core) and switch.ab.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/16 11:51
S16	167	BIST and switch.ab.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/16 11:51
S17	99	BIST and switch.ab. and (not S15)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/16 12:58
S18	0	("wo2001424").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/16 13:04

S19	6	((("5600579") or ("5838948") or ("6052524"))).PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/16 13:05
S20	3	((("5600579") or ("5838948") or ("6052524"))).PN.	USPAT	OR	OFF	2005/09/16 13:27
S21	1	("5805605").PN.	USPAT	OR	OFF	2005/09/16 13:27



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(soc verification <in>metadata)"

Your search matched 15 of 1235066 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

☒ e-mail

» Search Options

[View Session History](#)
[New Search](#)

Modify Search


☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information

- ☐ 1. **Reuse issues in SoC verification platform**
 Rui Wang; Wenfa Zhan; Guisheng Jiang; Minglun Gao; Su Zhang;
 Computer Supported Cooperative Work in Design, 2004. Proceedings. The 8th Conference on
 Volume 2, 26-28 May 2004 Page(s):685 - 688 Vol.2
 Digital Object Identifier 10.1109/CACWD.2004.1349277
[AbstractPlus](#) | Full Text: [PDF](#)(497 KB) IEEE CNF
- ☐ 2. **Domain Fault Model and Coverage Metric for SoC Verification**
 Luo Chun; Yang Jun; Gao Gugang; Shi Longxing;
 Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
 23-26 May 2005 Page(s):5662 - 5665
[AbstractPlus](#) | Full Text: [PDF](#)(112 KB) IEEE CNF
- ☐ 3. **Formal verification of a system-on-chip using computation slicing**
 Sen, A.; Bhadra, J.; Garg, V.K.; Abraham, J.A.;
 Test Conference, 2004. Proceedings. International
 2004 Page(s):810 - 819
 Digital Object Identifier 10.1109/TEST.2004.1387344
[AbstractPlus](#) | Full Text: [PDF](#)(1032 KB) IEEE CNF
- ☐ 4. **A system verification environment for mixed-signal SOC design based on**
 Zhang Yuhong; He Lenian; Xu Zhihan; Yan Xiaolang; Wang Leyu;
 ASIC, 2003. Proceedings. 5th International Conference on
 Volume 1, 21-24 Oct. 2003 Page(s):278 - 281 Vol.1
 Digital Object Identifier 10.1109/ICASIC.2003.1277542
[AbstractPlus](#) | Full Text: [PDF](#)(308 KB) IEEE CNF
- ☐ 5. **Current status and challenges of SoC verification for embedded systems**
 Woosung Yang; Moo-Kyeong Chung; Chong-Min Kyung;
 SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip]
 17-20 Sept. 2003 Page(s):213 - 216
 Digital Object Identifier 10.1109/SOC.2003.1241495
[AbstractPlus](#) | Full Text: [PDF](#)(406 KB) IEEE CNF
- ☐ 6. **Symbolic simulation as a simplifying strategy for SoC verification**
 Dumitrescu, E.; Borriane, D.;

Welcome United States Patent and Trademark Office

❑ Search Results

Results for "((bist)<in>metadata)"

Your search matched **1877** of **1235066** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

 e-mail

» Search Options

[View Session History](#)

New Search

» Other Resources

(Available For Purchase)

Top Book Results

Additive Cellular Automata

by Chaudhuri, P. P.; Chowdhury, D. R.; Nandi, S.; Chattopadhyay, S.;

Paperback, Edition: 1

Writing and Speaking in the Technology Professions

by Beer, D. F.;
Paperback, Edition: 2

View All 2 Result(s)

» Key

IEEE JNL IEEE Journal of
Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference
Proceeding

IEE CNF IEE Conference
Proceeding

IEEE STD IEEE Standard

Modify Search

((bist)<in>metadata)

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

View: 1-25 | 26-5

1. **On improving test quality of scan-based BIST**
Huan-Chih Tsai; Kwang-Ting Cheng; Bhawmik, S.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction:
Volume 19, Issue 8, Aug. 2000 Page(s):928 - 938
Digital Object Identifier 10.1109/43.856978
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(248 KB\)](#) IEEE JNL
2. **Efficient approaches to low-cost high-fault coverage VLSI BIST designs**
Chen, C.-I.H.;
Aerospace and Electronic Systems, IEEE Transactions on
Volume 34, Issue 1, Jan. 1998 Page(s):63 - 70
Digital Object Identifier 10.1109/7.640263
[AbstractPlus](#) | Full Text: [PDF\(800 KB\)](#) IEEE JNL
3. **BRAINS: a BIST compiler for embedded memories**
Chuang Cheng; Chih-Tsun Huang; Jing-Reng Huang; Cheng-Wen Wu; Chen-
Chang Tsai;
Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. IEEE Interna
Symposium on
25-27 Oct. 2000 Page(s):299 - 307
Digital Object Identifier 10.1109/DFTVS.2000.887170
[AbstractPlus](#) | Full Text: [PDF\(448 KB\)](#) IEEE CNF
4. **A flexible logic BIST scheme and its application to SoC designs**
Xiaoqing Wen; Hsin-Po Wang;
Test Symposium, 2001. Proceedings. 10th Asian
19-21 Nov. 2001 Page(s):463
Digital Object Identifier 10.1109/ATS.2001.990333
[AbstractPlus](#) | Full Text: [PDF\(215 KB\)](#) IEEE CNF
5. **A BIST scheme using microprogram ROM for large capacity memories**
Koike, H.; Takeshima, T.; Takada, M.;
Test Conference, 1990. Proceedings., International
10-14 Sept. 1990 Page(s):815 - 822
Digital Object Identifier 10.1109/TEST.1990.114099
[AbstractPlus](#) | Full Text: [PDF\(448 KB\)](#) IEEE CNF



USPTO

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide

soc verification BIST



THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)
Terms used **soc verification BIST**

Found 2,689 of 161,645

Sort results by

relevance

[Save results to a Binder](#)[Try an Advanced Search](#)

Display results

expanded form

[Search Tips](#)[Try this search in The ACM Guide](#)
☐ Open results in a new window

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Test \(co-organized with LA-TTTC\): Improving mixed-signal SOC testing: a power-aware reuse-based approach with analog BIST](#)

Antonio Andrade, Erika Cota, Marcelo Lubaszewski

September 2004 **Proceedings of the 17th symposium on Integrated circuits and system design**Full text available: pdf(163.20 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Analog BIST and SoC testing are two topics that have been extensively, but independently, studied in the last few years. However, current mixed-signals systems require the combination of these subjects to generate a cost-effective test solution for the whole SoC. This paper discusses the impact on the global system testing time of an analog BIST method based on digital reuse. Experimental results show that the reuse of digital blocks to test analog signals is indeed a very efficient strategy, ev ...

Keywords: BIST, mixed-signal test, power aware, system-on-chip

2 [HiBRID-SoC: A Multi-Core System-on-Chip Architecture for Multimedia Signal Processing Applications](#)

Hans-Joachim Stolberg, Mladen Berekovic, Lars Friebe, Soren Moch, Sebastian Flugel, Xun Mao, Mark B. Kulaczewski, Heiko Klusmann, Peter Pirsch

March 2003 **Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2 DATE '03**

Full text available: pdf(307.90 KB)

Additional Information: [full citation](#), [abstract](#), [index terms](#)[Publisher Site](#)

The HiBRID-SoC multi-core system-on-chip targets a wide range of application fields with particularly high processing demands, including general signal processing applications, video and audio de-/encoding, and a combination of these tasks. For this purpose, the HiBRID-SoC integrates three fully programmable processors cores and various interfaces onto a single chip, all tied to a 64-Bit AMBA AHB bus. The processor cores are individually optimized to the particular computational characteristics ...

3 [A computer aided engineering system for memory BIST](#)

Chauchin Su, Shih-Ching Hsiao, Hau-Zen Zhau, Chung-Len Lee

January 2001 **Proceedings of the 2001 conference on Asia South Pacific design automation**